

Notice of References Cited	Application/Control No. 10/806,617	Applicant(s)/Patent Under Reexamination SINGH ET AL.	
	Examiner Brandon W. Bowers	Art Unit 2825	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,396,435 A	03-1995	Ginetti, Arnold	716/6
*	B	US-5,475,830 A	12-1995	Chen et al.	716/16
*	C	US-5,696,693 A	12-1997	Aubel et al.	716/8
*	D	US-6,099,583 A	08-2000	Nag, Sudip K.	716/16
*	E	US-6,185,724 B1	02-2001	Ochotta, Emil S.	716/16
*	F	US-6,591,407 B1	07-2003	Kaufman et al.	716/10
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Beraudo et al., "Timing optimization of FPGA placements by logic replication", Design Automation Conference, 2003 Proceedings, page(s): 196 - 201, 2-6 June 2003
	V	Mak et al., "Temporal logic replication for dynamically reconfigurable FPGA partitioning", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, page(s): 952 - 959, July 2003
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.